Register file reliability enhancement through adjacent narrow-width exploitation. - Archive ouverte HAL Access content directly
Conference Papers Year :

Register file reliability enhancement through adjacent narrow-width exploitation.

(1) , (2, 3) , (1) , (4) , (2, 3)
1
2
3
4

Abstract

Due to the increasing vulnerability of CMOS circuits, new generations of microprocessors require an inevitable focus on reliability issues. As the Register File (RF) constitutes a critical element within the processor pipeline, it is mandatory to enhance the RF reliability to develop fault tolerant architectures. This paper proposes Adjacent Register Hardened RF (ARH), a new RF architecture that exploits the adjacent byte-level narrow-width values for hardening registers at runtime. Registers are paired together by some special switches referred to as joiners. Dummy sign bits of each register are used to keep redundant data of its counterpart register. We use 7T/14T SRAM cell [6] to combine redundant bits together to make a single bit cell which is, by far, more resilient against faults. Our simulations show that with 3% to 12% power overhead and 10% to 20% increase in area, in comparison to baseline RF, we can obtain up to 80% reduction in soft error rate (SER).
Fichier principal
Vignette du fichier
Register file reliability enhancement through adjacent narrow-width exploitation (1).pdf (580.17 Ko) Télécharger le fichier
Origin : Files produced by the author(s)

Dates and versions

hal-03384531 , version 1 (25-04-2022)

Identifiers

Cite

Hamzeh Ahangari, Ihsen Alouani, Özcan Özturk, Smail Niar, Atika Rivenq. Register file reliability enhancement through adjacent narrow-width exploitation.. 2016 International Conference on Design and Technology of Integrated Systems in Nanoscale Era (DTIS), Apr 2016, Istanbul, Turkey. pp.1-4, ⟨10.1109/DTIS.2016.7483882⟩. ⟨hal-03384531⟩
14 View
12 Download

Altmetric

Share

Gmail Facebook Twitter LinkedIn More